CLEFIA Implementation with Full Key Expansion

In this paper a compact and high throughput hardware structure is proposed allowing for the computation of the novel 128-bit CLEFIA encryption algorithm and its associated full key expansion. In the existing state of the art only the 128-bit key schedule is supported, given the needed modification to the CLEFIA Feistel network. This work shows that with a small area cost and with no performance impact, full key expansion can be supported. This is achieved by using addressable shift registers, available in modern FPGAs, and adaptable scheduling, allowing to compute the 4 and 8 branch CLEFIA Feistel network within the same structure. The obtained experimental results suggest that throughputs above 1 Gbps can be achieved with a low area cost, while achieving efficiency metrics above those of the restricted state of the art.

[1]  Takeshi Sugawara,et al.  High-performance ASIC implementations of the 128-bit block cipher CLEFIA , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  Kyoji Shibutani,et al.  The 128-Bit Blockcipher CLEFIA (Extended Abstract) , 2007, FSE.

[3]  Masanobu Katagi,et al.  The 128-Bit Blockcipher CLEFIA , 2007, RFC.

[4]  Tomasz Kryjak,et al.  Pipeline implementation of the 128-bit block cipher CLEFIA in FPGA , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[5]  Ricardo Chaves,et al.  Compact CLEFIA Implementation on FPGAS , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[6]  Ricardo Chaves,et al.  Dual CLEFIA/AES Cipher Core on FPGA , 2015, ARC.