The dynamic associative access memory chip and its application to SIMD processing and full-text database retrieval

Dynamic Associative Access Memory (DAAM) chips are processor-in-memory chips wherein a large number of small processing elements are put in a DRAM's sense amps. Thousands of these chips will be mounted on "memory boards" in "TONY" full-text database servers. This paper shows that multibank memory eliminates DRAM latency, and a one-bit ALU that can be made into an associative processor, with the addition of one gate. This paper shows how this unconventional technology offers nearly three orders of magnitude better cost performance than a Pentium microprocessor, nearly 1,000 MIPs per dollar of chip cost for the DAAM compared to about 1 MIPs per dollar of chip cost for the Pentium. This paper shows that a TONY server system using this chip will handle over a million on-line users, more than two orders of magnitude more cost-effective than the best current database machines, and a TONY server stores a page of text for approximately five cents (the cost of duplicating the printed page).

[1]  G. Jack Lipovski,et al.  A four megabit Dynamic Systolic Associative Memory chip , 1992, J. VLSI Signal Process..

[2]  Christoforos E. Kozyrakis,et al.  A New Direction for Computer Architecture Research , 1998, Computer.

[3]  Maya Gokhale,et al.  Processing in Memory: The Terasys Massively Parallel PIM Array , 1995, Computer.

[4]  Kenneth E. Batcher,et al.  The flip network in staran , 1976 .

[5]  Lee A. Hollaar.  Hardware Systems for Text Information Retrieval , 1983, SIGIR.

[6]  Lee A. Hollaar.  Hardware systems for text information retrieval , 1983, SIGIR 1983.

[7]  G. Jack Lipovski,et al.  The Architectural Features and Implementation Techniques of the Multicell CASSM , 1979, IEEE Transactions on Computers.

[8]  P. Vaughan,et al.  A fetch-and-op implementation for parallel computers , 1988, [1988] The 15th Annual International Symposium on Computer Architecture. Conference Proceedings.

[9]  G. J. Lipovski,et al.  Dynamic systolic associative memory chip , 1990, [1990] Proceedings of the International Conference on Application Specific Array Processors.

[10]  Noah Treuhaft,et al.  Scalable Processors in the Billion-Transistor Era: IRAM , 1997, Computer.

[11]  Peter M. Kogge,et al.  Combined DRAM and logic chip for massively parallel systems , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[12]  Harold S. Stone,et al.  A Logic-in-Memory Computer , 1970, IEEE Transactions on Computers.

[13]  Mark Thorson.  lnternet Nuggets , 1995, CARN.