Custom Arithmetic Datapath Design for FPGAs using the FloPoCo Core Generator