论文信息 - Synchronization of a forced relaxation oscillator

Synchronization of a forced relaxation oscillator

The paper presents a method of synchronizing a relaxation oscillator to an external signal. The synchronization mechanism is linear and a detailed analysis is given. Very fast acquisition is shown to be possible. The oscillator synchronizes to the frequency of the forcing input or to a sub- or superharmonic. Possible applications include high-speed timing recovery systems where high acquisition speed is required

Carsten Roppel

[1] P. Runge. Phase-Locked Loops with Signal Injection for Increased Pull-In Range and Reduced Output Phase Jitter , 1976, IEEE Trans. Commun..

[2] N. Kitamura,et al. PLL-based BiCMOS on-chip clock generator for very high speed microprocessor , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[3] Chris J. M. Verhoeven,et al. A new low-noise 100-MHz balanced relaxation oscillator , 1990 .

[4] Paul R. Gray,et al. A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS , 1990 .

[5] Erdal Panayirci,et al. Analysis of a serial symbol timing recovery technique employing Exclusive-OR circuit , 1990, IEEE Trans. Commun..

[6] Leon O. Chua,et al. Synchronization and chaos , 1983 .

[7] Robert G. Meyer,et al. A 250-MHz monolithic voltage-controlled oscillator with low temperature coefficient , 1990 .