SIMPLE REALIZATION OF MULTI-BIT RIPPLE CARRY ADDERS IN QCA TECHNOLOGY

An addition in digital signal processing is an important constructional unit for making all arithmetic operations. A full adder is a simple circuit that adds binary numbers. Ripple carry adder (RCA) is a cascade of the full adders that is used to add 8, 16, 32, etc. bit numbers. In this paper, multi-bit RCA is designed based on promising nanotechnology Quantum-dot Cellular Automata (QCA). In fact, QCA is getting investigated as an alternative to currently silicon-transistor based technology. The proposed RCA adder is designed as multilayer structure and is found as low complexity design in comparison with other RCA designs.

[1]  Jun-Cheol Jeon,et al.  Design of Low Hardware Complexity Multiplexer Using NAND Gates on Quantum-Dot Cellular Automata , 2016, MUE 2016.

[2]  Kee-Young Yoo,et al.  Montgomery exponent architecture based on programmable cellular automata , 2008, Math. Comput. Simul..

[3]  Jun Cheol Jeon.  Extendable Quantum-Dot Cellular Automata Decoding Architecture Using 5-Input Majority Gate , 2015 .

[4]  Shaahin Angizi,et al.  Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells , 2016, J. Comput. Sci..

[5]  T.J. Dysart,et al.  > Replace This Line with Your Paper Identification Number (double-click Here to Edit) < 1 , 2001 .

[6]  Jun-Cheol Jeon,et al.  Combinational Circuit Design Based on Quantum-Dot Cellular Automata , 2014 .

[7]  Jun-Cheol Jeon.  Low Hardware Complexity QCA Decoding Architecture Using Inverter Chain , 2016 .

[8]  Kee-Young Yoo,et al.  Elliptic curve based hardware architecture using cellular automata , 2008, Math. Comput. Simul..

[9]  Earl E. Swartzlander,et al.  Adder and Multiplier Design in Quantum-Dot Cellular Automata , 2009, IEEE Transactions on Computers.

[10]  G.A. Jullien,et al.  A method of majority logic reduction for quantum cellular automata , 2004, IEEE Transactions on Nanotechnology.

[11]  Kee-Young Yoo,et al.  Non-group Cellular Automata Based One Time Password Authentication Scheme in Wireless Networks , 2005, MADNES.

[12]  Dariush Abedi,et al.  Coplanar QCA serial adder and multiplier via clock-zone based crossover , 2015, 2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS).

[13]  Stefania Perri,et al.  Area-Delay Efficient Binary Adders in QCA , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  K. Yoo,et al.  Low-power exponent architecture in finite fields , 2005 .