Hybrid cache architecture for high speed packet processing

The exposed memory hierarchies employed in many network processors (NPs) are expensive and hard to be effectively utilized. On the other hand, conventional cache cannot be directly incorporated into NP either because of its low efficiency in locality exploitation for network applications. In this paper, a novel memory hierarchy component, called split control cache, is presented. The proposed scheme employs two independent low latency memory stores to temporarily hold the flow-based and application-relevant information, exploiting the different locality behaviors exhibited by these two types of data. Data movement is manipulated by specially designed hardware to relieve the programmers from details of memory management. Performance evaluation shows that this component can achieve a hit rate of over 90% with only 16 KB of memories in route lookup under link rate of OC-3c and provide enough flexibility for the implementation of most network applications.

[1]  Tzi-cker Chiueh,et al.  Cache Memory Design for Internet Processors , 2000, IEEE Micro.

[2]  Srinivasan Keshav,et al.  Issues and trends in router design , 1998, IEEE Commun. Mag..

[3]  Rajiv Gupta,et al.  Exploiting a Computation Reuse Cache to Reduce Energy in Network Processors , 2005, HiPEAC.

[4]  Harrick M. Vin,et al.  Overcoming the memory wall in packet processing , 2005 .

[5]  조국현,et al.  [서평]Internetworking with TCP/IP , 1996 .

[6]  Bernhard Plattner,et al.  Router plugins: a software architecture for next generation routers , 1998, SIGCOMM '98.

[7]  Dionisios N. Pnevmatikatos,et al.  An efficient, low-cost I/O subsystem for network processors , 2003, IEEE Design & Test of Computers.

[8]  Nick McKeown,et al.  Routing lookups in hardware at memory access speeds , 1998, Proceedings. IEEE INFOCOM '98, the Conference on Computer Communications. Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies. Gateway to the 21st Century (Cat. No.98.

[9]  George Lawton.  Will network processor units live up to their promise? , 2004, Computer.

[10]  Jean Calvignac,et al.  Fundamental architectural considerations for network processors , 2003, Comput. Networks.

[11]  Harrick M. Vin,et al.  Managing memory access latency in packet processing , 2005, SIGMETRICS '05.

[12]  H. Vin,et al.  A Case for Data Caching in Network Processors , 2022 .

[13]  Tzi-cker Chiueh,et al.  High-performance IP routing table lookup using CPU caching , 1999, IEEE INFOCOM '99. Conference on Computer Communications. Proceedings. Eighteenth Annual Joint Conference of the IEEE Computer and Communications Societies. The Future is Now (Cat. No.99CH36320).

[14]  Raj Yavatkar,et al.  A highly flexible, distributed multiprocessor architecture for network processing , 2003, Comput. Networks.

[15]  Ping Wang,et al.  A 4-MB on-chip L2 cache for a 90-nm 1.6-GHz 64-bit microprocessor , 2005, IEEE Journal of Solid-State Circuits.

[16]  Jonathan Rose,et al.  A parameterized automatic cache generator for FPGAs , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[17]  Y. S. Lee.  A secondary cache controller design for a high-end microprocessor , 1992 .

[18]  Patrick Crowley.  Supporting mixed Real-Time workloads in multithreaded processors with segmented instruction caches , 2005 .