Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation
暂无分享,去创建一个
[1] A.P. Chandrakasan,et al. A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.
[2] K. Ronse,et al. Opportunities and challenges in device scaling by the introduction of EUV lithography , 2012, 2012 International Electron Devices Meeting.
[3] Qi Li,et al. A 5.61 pJ, 16 kb 9T SRAM with single-ended equalized bitlines and fast local write-back for cell stability improvement , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).
[4] P. Oldiges,et al. Channel doping impact on FinFETs for 22nm and beyond , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[5] Benton H. Calhoun,et al. Flexible Circuits and Architectures for Ultralow Power , 2010, Proceedings of the IEEE.
[6] J. Maiz,et al. Characterization of multi-bit soft error events in advanced SRAMs , 2003, IEEE International Electron Devices Meeting 2003.
[7] Kaushik Roy,et al. A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.
[8] A.P. Chandrakasan,et al. A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.
[9] R.H. Dennard,et al. An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.
[10] Yong Lian,et al. Average-8T Differential-Sensing Subthreshold SRAM With Bit Interleaving and 1k Bits Per Bitline , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] C.H. Kim,et al. A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing , 2008, IEEE Journal of Solid-State Circuits.
[12] Chris Auth,et al. 22-nm fully-depleted tri-gate CMOS transistors , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.
[13] K. Mistry,et al. Low-k interconnect stack with metal-insulator-metal capacitors for 22nm high volume manufacturing , 2012, 2012 IEEE International Interconnect Technology Conference.
[14] Borivoje Nikolic,et al. Large-Scale SRAM Variability Characterization in 45 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.