Power-Scalable, Complex Bandpass/Low-Pass Filter With I/Q Imbalance Calibration for a Multimode GNSS Receiver

A power-scalable reconfigurable filter with in-phase/quadrature (I/Q) imbalance calibration for a multimode Global Navigation Satellite Systems (GNSS) receiver is presented. The filter is reconfigurable as either a fifth-order complex bandpass filter exhibiting a tunable intermediate frequency (4.092, 6.138, 10.23, 12.296, 13.29, 18.4, and 20.442 MHz) and bandwidth (2.2, 4.2, 8, 10, and 18 MHz) or a third-order low-pass filter with tunable bandwidth (5 and 9 MHz). A flexible current-reuse operational amplifier with a power-scaling technique is proposed to lower the power consumption, and the image-rejection ratio is improved by almost 20 dB by introducing an I/Q imbalance calibration circuit before the filter. The filter, which was implemented in 65-nm CMOS, consumes 2.9-19.5 mW in different modes, with the I/Q calibration circuit consuming 0.9 mW.

[1]  A. Vasilopoulos,et al.  A Low-Power Wideband Reconfigurable Integrated Active-RC Filter With 73 dB SFDR , 2006, IEEE Journal of Solid-State Circuits.

[2]  Yung-Yu Lin,et al.  A 1.2V 2MHz BW 0.084mm2 CT ΔΣ ADC with −97.7dBc THD and 80dB DR using low-latency DEM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Bang-Sup Song,et al.  A Complex Image Rejection Circuit With Sign Detection Only , 2006, IEEE Journal of Solid-State Circuits.

[4]  Y.P. Tsividis,et al.  Widely programmable high-frequency continuous-time filters in digital CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[5]  Minsu Jeong,et al.  A complex band-pass filter for low-IF conversion DAB/T-DMB tuner with I/Q mismatch calibration , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[6]  Chung-Chih Hung,et al.  A Wide Tuning Range G $ _{\rm m}$–C Filter for Multi-Mode CMOS Direct-Conversion Wireless Receivers , 2009, IEEE Journal of Solid-State Circuits.

[7]  Kuan-I Li,et al.  A GPS/Galileo SoC with adaptive in-band blocker cancellation in 65nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  Tadashi Maeda,et al.  A Low-IF/Zero-IF Reconfigurable Analog Baseband IC With an I/Q Imbalance Cancellation Scheme , 2011, IEEE Journal of Solid-State Circuits.

[9]  Jose Silva-Martinez,et al.  A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors , 2003, IEEE J. Solid State Circuits.

[10]  Edgar Sánchez-Sinencio,et al.  A 1-V +31 dBm IIP3, Reconfigurable, Continuously Tunable, Power-Adjustable Active-RC LPF , 2009, IEEE Journal of Solid-State Circuits.

[11]  Peter R. Kinget,et al.  A 0.6-V Zero-IF/Low-IF Receiver With Integrated Fractional-N Synthesizer for 2.4-GHz ISM-Band Applications , 2010, IEEE Journal of Solid-State Circuits.

[12]  B. Nauta,et al.  Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.

[13]  Andrea Baschirotto,et al.  Flexible Baseband Analog Circuits for Software-Defined Radio Front-Ends , 2007, IEEE Journal of Solid-State Circuits.

[14]  Jun-Gi Jo,et al.  An $L1$ -Band Dual-Mode RF Receiver for GPS and Galileo in 0.18- $\mu {\hbox{m}}$ CMOS , 2009 .

[15]  Behzad Razavi,et al.  A 2-GHz CMOS image-reject receiver with LMS calibration , 2003, IEEE J. Solid State Circuits.