Sizing of communication buffers for communicating signal processes
暂无分享,去创建一个
[1] Hugo De Man,et al. Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms , 1990, Proc. IEEE.
[2] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.
[3] Hugo De Man,et al. Interprocessor communication in synchronous multiprocessor digital signal processing chips , 1989, IEEE Trans. Acoust. Speech Signal Process..
[4] Gaetano Borriello,et al. Sizing synchronization queues: a case study in higher level synthesis , 1991, 28th ACM/IEEE Design Automation Conference.
[5] Edward A. Lee,et al. Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..
[6] H. De Man,et al. Silicon integration of digital user-end mobile communication systems , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[7] Robert K. Brayton,et al. Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[8] Jos Huisken,et al. Synthesis of synchronous communication hardware in a multiprocessor architecture , 1993, J. VLSI Signal Process..
[9] Rudy Lauwereins,et al. GRAPE-II: a tool for the rapid prototyping of multi-rate asynchronous DSP applications on heterogeneous multiprocessors , 1992, [1992 Proceedings] The Third International Workshop on Rapid System Prototyping.
[10] H. de Man,et al. Sizing and verification of communication buffers for communicating processes , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).