Operation of Ultra-Low Leakage Regulator Circuits with SOI and Bulk Technologies for Controlling Wireless Transceivers
暂无分享,去创建一个
[1] T. Tsuchiya,et al. Experimental 0.25-/spl mu/m-gate fully depleted CMOS/SIMOX process using a new two-step LOCOS isolation technique , 1995 .
[2] Hongil Yoon,et al. Performance characteristics of SOI DRAM for low-power application , 1999 .
[3] K. Kishine,et al. Fast-acquisition PLL using fully digital natural-frequency-switching technique , 2008 .
[4] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.
[5] A. O. Adan,et al. OFF-State leakage current mechanisms in bulkSi and SOI MOSFETs and their impact on CMOS ULSIs standby current , 2001 .