Modeling power consumption in arithmetic operators

Abstract This chapter will first address the following issues: why a voltage transition causes power dissipation, what causes a transition, what are useful and redundant transitions, how information redundancy may reduce the number of transitions, how to make information redundant by adding dependant bits, how to statistically measure the average number of transitions (or activity) and reduce it through redundancy. Then this chapter will concentrate on addition and answer the following questions: how to compute the average activity using statistics, how to model activity in the simplest adder: the carry ripple adder, how to extend the model to carry select adder, to carry lookahead adder and finally how to make adders redundant.

[1]  Jack Sklansky,et al.  Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..

[2]  F. W. Kellaway,et al.  Advanced Engineering Mathematics , 1969, The Mathematical Gazette.

[3]  Reto Zimmermann,et al.  Non-Heuristic Optimization and Synthesis of Parallel-Prefix Adders , 1996 .

[4]  Tack-Don Han,et al.  Fast area-efficient VLSI adders , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[5]  Anantha P. Chandrakasan,et al.  Low-power Signal Processing Systems , 1992, Workshop on VLSI Signal Processing.

[6]  Paul M. Chau,et al.  Vlsi Signal Processing II , 1986 .

[7]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Harold S. Stone,et al.  A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.

[9]  Keshab K. Parhi,et al.  Estimation of average energy consumption of ripple-carry adder based on average length carry chains , 1996, VLSI Signal Processing, IX.

[10]  Jochen A. G. Jess,et al.  Analysis and reduction of glitches in synchronous networks , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[11]  S StoneHarold,et al.  A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973 .

[12]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.