论文信息 - Enabling Moore's Law beyond CMOS technologies through heteroepitaxy - 字舞流文

Enabling Moore's Law beyond CMOS technologies through heteroepitaxy

Matthias Bauer | Isaac Lauer | Shawn Thomas | Steven J. Koester | M. Givens | Pierre Tomasini | Yangting Zhang | J. Devrajan | B. Vyne

[1] Low-voltage green transistor using hetero-tunneling , 2008, 2008 IEEE Silicon Nanoelectronics Workshop.

[2] R. Loo,et al. Record ION/IOFF performance for 65nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability , 2008, 2008 IEEE International Electron Devices Meeting.

[3] Kazumi Wada,et al. High-quality Ge epilayers on Si with low threading-dislocation densities , 1999 .

[4] Mark Y. Liu,et al. A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171μm2 SRAM cell size in a 291Mb array , 2008, 2008 IEEE International Electron Devices Meeting.

[5] D. Mocuta,et al. High-performance nMOSFET with in-situ phosphorus-doped embedded Si:C (ISPD eSi:C) source-drain stressor , 2008, 2008 IEEE International Electron Devices Meeting.

[6] Martin M. Frank,et al. Germanium channel MOSFETs: Opportunities and challenges , 2006, IBM J. Res. Dev..

[7] R. Jhaveri,et al. Asymmetric Schottky Tunneling Source SOI MOSFET Design for Mixed-Mode Applications , 2009, IEEE Transactions on Electron Devices.

[8] The influence of low-temperature Ge seed layer on growth of high-quality Ge epilayer on Si(100) by ultrahigh vacuum chemical vapor deposition , 2008 .

[9] Jeremy Witzens,et al. Ge photodetectors integrated in CMOS photonic circuits , 2008, SPIE OPTO.