Test generation for multiple faults based on parallel vector pair analysis

This paper presents a method for generating test sets to detect multiple stuck-at faults in combinational circuits. The proposed method is based on parallel vector pair analysis which finds faulty status of each line. The parallel analysis can bring higher fault coverage and smaller test sets than the serial vector pair analysis. In our method, redundant lines are removed firstly. An then a compacted test set for single stuck-at faults is generated in order to construct vector pairs used in the parallel analysis. Experimental results show that test sets to detect all multiple stuck-at faults were generated for 25 benchmark circuits and the parallel analysis was very effective for test generation.

[1]  Janusz Rajski,et al.  A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  John A. Waicukauski,et al.  ATPG for ultra-large structured designs , 1990, Proceedings. International Test Conference 1990.

[3]  Janusz Rajski GEMINI-a logic system for fault diagnosis based on set functions , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[4]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[5]  Michael H. Schulz,et al.  Advanced automatic test pattern generation and redundancy identification techniques , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[6]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[7]  Se June Hong,et al.  Cause-Effect Analysis for Multiple Fault Detection in Combinational Networks , 1971, IEEE Transactions on Computers.

[8]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[9]  Irith Pomeranz,et al.  Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  Kozo Kinoshita,et al.  Removal of redundancy in logic circuits under classification of undetectable faults , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[11]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[12]  R. Dandapani,et al.  On the Design of Logic Networks with Redundancy and Testability Considerations , 1974, IEEE Transactions on Computers.

[13]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .