Memory Optimization: Key Performance Indicator Methodology

This chapter introduces the model-based quantitative performance indicator methodology applicable for performance, cost and reliability optimization of non-volatile memories. The complex example of NAND flash memories is used to develop the methodology based on a benchmarking of NAND flash product innovations along the CMOS shrink roadmap. A performance and array model is introduced and a set of performance indicators characterizing architecture, cost and durability is defined.

[1]  Sung-Soo Lee,et al.  A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technology , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  James D. Meindl,et al.  Special issue on limits of semiconductor technology , 2001, Proc. IEEE.

[3]  Khanh Nguyen,et al.  A 5.6MB/s 64Gb 4b/Cell NAND Flash memory in 43nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Riichiro Shirota,et al.  A quick intelligent page-programming architecture and a shielded bitline sensing method for 3 V-only NAND flash memory , 1994 .

[5]  T.D. Pham,et al.  A 146-mm/sup 2/ 8-gb multi-level NAND flash memory with 70-nm CMOS technology , 2006, IEEE Journal of Solid-State Circuits.

[6]  T. Kamei,et al.  A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  Gerald M. Borsuk,et al.  Moore's Law: A Department of Defense Perspective , 2003 .

[8]  Sanjay S. Talreja,et al.  A 50nm 8Gb NAND Flash Memory with 100MB/s Program Throughput and 200MB/s DDR Interface , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  Massimo Rossini,et al.  A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/s , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).