论文信息 - Modeling of mismatch effect in submicron MOSFETs based on BSIM3 model and parametric tests

Modeling of mismatch effect in submicron MOSFETs based on BSIM3 model and parametric tests

Mismatch between identically designed MOS transistors plays an important role in the performance of analog circuits. This paper reports a MOS transistor mismatch model applicable for submicron CMOS technology and developed based on the industry standard BSIM3v3 model. A quick way to estimate drain current mismatch based on parametric test data was also suggested.

J.J. Liou | Q. Zhang | J. McMacken | P. Layman | J. Thomson

[1] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .

[2] T. Serrano-Gotarredona,et al. Systematic Width-and-Length Dependent CMOS Transistor Mismatch Characterization and Simulation , 1999 .

[3] K. R. Lakshmikumar,et al. Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[4] C.C. McAndrew,et al. A comprehensive MOSFET mismatch model , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[5] W. Sansen,et al. Mismatch Characterization of Submicron MOS Transistors , 1997 .

[6] Mohammed Ismail,et al. Statistical modeling of device mismatch for analog MOS integrated circuits , 1992 .

[7] F. Forti,et al. Measurement of MOS current mismatch in the weak inversion region , 1994, IEEE J. Solid State Circuits.