New Read Schemes Using Boosted Channel Potential of Adjacent Bit-Line Strings in nand Flash Memory

New schemes of read operation using boosted channel potential of adjacent bit-line (BL) strings are proposed for improving on-state current of a cell string in nand Flash memory. The channel resistance of pass cells in a cell string under read operation is decreased by the electric field due to the boosted channel potential of adjacent BL strings, which increases on-state current of the cell string. Proposed schemes give much smaller read disturbance compared with conventional ones because the boosted channel potential of unselected BL strings prevents soft programming in cells of the unselected BL strings. It was also shown that new read operation of #2 scheme leads to suppress the background pattern dependence by ~58%, as compared with the conventional read operation scheme.

[1]  Myounggon Kang,et al.  Improving Read Disturb Characteristics by Self-Boosting Read Scheme for Multilevel NAND Flash Memories , 2009 .

[2]  Kinam Kim,et al.  Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[3]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[4]  Byungseok Lee,et al.  A middle-1X nm NAND flash memory cell (M1X-NAND) with highly manufacturable integration technologies , 2011, 2011 International Electron Devices Meeting.

[5]  Luca Crippa,et al.  Inside NAND Flash Memories , 2010 .

[6]  K. Takeuchi,et al.  A double-level-V/sub th/ select gate array architecture for multi-level NAND flash memories , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[7]  Sungnam Chang,et al.  Floating gate technology for high performance 8-level 3-bit NAND flash memory , 2009, ESSDERC 2009.

[8]  Ken Takeuchi,et al.  A Double-Leve1- V th Select Gate Array Architecture for Multilevel NAND Flash Memories , 1996 .

[9]  Hyungcheol Shin,et al.  Improving the Cell Characteristics Using SiN Liner at Active Edge in 4 Gbits NAND Flash Memories , 2008 .

[10]  Myung-Gil Kang,et al.  Improving Read Disturb Characteristics by Self-boosting Read Scheme for MLC NAND Flash Memories , 2008 .

[11]  Hyungcheol Shin,et al.  Arch NAND Flash Memory Array With Improved Virtual Source/Drain Performance , 2010, IEEE Electron Device Letters.

[12]  K. Otsuga,et al.  The Impact of Random Telegraph Signals on the Scaling of Multilevel Flash Memories , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..