CMOS analogue neurone circuit with programmable activation functions utilising MOS transistors with optimised process/device parameters
暂无分享,去创建一个
[1] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .
[2] K. M. Al-Ruwaihi,et al. A novel linear resistor utilizing MOS transistors with identical sizes and one controlling voltage , 1994 .
[3] K. M. Al-Ruwaihi,et al. Programmable CMOS current comparator circuit for analogue VLSI neural networks utilizing identical small-dimension MOS transistors† , 1995 .
[4] S. M. Sze,et al. Physics of semiconductor devices , 1969 .
[5] Marwan A. Jabri,et al. A low-power network for on-line diagnosis of heart patients , 1995, IEEE Micro.
[6] Carver A. Mead,et al. Implementing neural architectures using analog VLSI circuits , 1989 .
[7] Bing J. Sheu,et al. Design and characterization of analog VLSI neural network modules , 1993 .
[8] Bing J. Sheu,et al. BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .
[9] C. Hu,et al. Threshold voltage model for deep-submicrometer MOSFETs , 1993 .
[10] J. J. Paulos,et al. Artificial neural networks using MOS analog multipliers , 1990 .
[11] Bing J. Sheu,et al. General-purpose neural chips with electrically programmable synapses and gain-adjustable neurons , 1992 .
[12] Randall L. Geiger,et al. VLSI Design Techniques for Analog and Digital Circuits , 1989 .
[13] L.D. Jackel,et al. Analog electronic neural network circuits , 1989, IEEE Circuits and Devices Magazine.
[14] Anne J. Annema. Hardware realisation of a neuron transfer function and its derivative , 1994 .
[15] Y. Takefuji,et al. Analog components for the VLSI of neural networks , 1990, IEEE Circuits and Devices Magazine.