Concurrent design of wideband RFIC and ESD

Robust on-chip ESD protection without RF performance degradation is a challenge in RF IC designs. This paper reviews a new co-design technique for ultra wideband (UWB) RF ICs and ESD protection so as to achieve whole-chip design optimization.

[1]  Hui Zhao,et al.  A Whole-Chip ESD-Protected 0.14-pJ/p-mV 3.1–10.6-GHz Impulse-Radio UWB Transmitter in 0.18-$\mu{\hbox {m}}$ CMOS , 2011, IEEE Transactions on Microwave Theory and Techniques.

[2]  Haigang Feng,et al.  A review on RF ESD protection design , 2005, IEEE Transactions on Electron Devices.

[3]  Jian Liu,et al.  ESD-Protected Power Amplifier Design in CMOS for Highly Reliable RF ICs , 2011, IEEE Transactions on Industrial Electronics.