Lava and JBits: From HDL to Bitstream in Seconds

The paper reports a design methodology that allows FPGA programming bitstreams to be generated in seconds starting from a very high level circuit description. High speed bitstream generation and manipulation is particularly important for reconfigurable computing systems that can not wait for the typical run times incurred by conventional flows. The preliminary version of this system can generate bitstreams from HDL source 12 times faster than the conventional flow and future work may offer significantly larger speed improvements.

[1]  Karl S. Hemmert,et al.  A CAD suite for high-performance FPGA design , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[2]  Brad L. Hutchings,et al.  JHDL-an HDL for reconfigurable systems , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[3]  Satnam Singh,et al.  Formal verification of reconfigurable cores , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[4]  Satnam Singh.  Death of the RLOC? , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[5]  Steven A. Guccione,et al.  VirtexDS: a Virtex device simulator , 2000, SPIE Optics East.

[6]  Satnam Singh,et al.  Dynamic Specialisation of XC6200 FPGAs by Parial Evaluation , 1998, FPL.

[7]  Steven A. Guccione,et al.  The Java environment for reconfigurable computing , 1997, FPL.

[8]  Satnam Singh,et al.  Dynamic specialisation of XC6200 FPGAs by partial evaluation , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[9]  John Wawrzynek,et al.  Object oriented circuit-generators in Java , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[10]  Scott McMillan,et al.  Partial Run-Time Reconfiguration Using JRTR , 2000, FPL.

[11]  Roger F. Woods,et al.  FPGA synthesis on the XC6200 using IRIS and Trianus/Hades (or from heaven to hell and back again) , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[12]  G. L. Schaps,et al.  COMPILER CONSTRUCTION WITH ANTLR AND JAVA : TOOLS FOR BUILDING TOOLS , 1999 .

[13]  Steven A. Guccione,et al.  XBI: a Java-based interface to FPGA hardware , 1998, Other Conferences.

[14]  Mary Sheeran,et al.  Lava: hardware design in Haskell , 1998, ICFP '98.

[15]  Eric Keller.  JRoute: A Run-Time Routing API for FPGA Hardware , 2000, IPDPS Workshops.

[16]  Satnam Singh,et al.  Architectural descriptions for FPGA circuits , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[17]  Steve McKeever,et al.  Pebble: A Language for Parametrised and Reconfigurable Hardware Design , 1998, FPL.