Efficient O(/spl radic/n) BIST algorithms for DDNPS faults in dual port memories

The testability problem of dual port memories is investigated. Architectural modifications which enhance testability with minimal overhead on both silicon area and device performance are described. New fault models for both the memory array and the address decoders are proposed and efficient O(/spl radic/n) test algorithms are presented. The new fault models account for the simultaneous dual access property of the device. In addition to the classical static neighborhood pattern sensitive faults, the array test algorithm covers a new class of pattern sensitive faults, Duplex Dynamic Neighborhood Pattern Sensitive faults (DDNPSF).

[1]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[2]  Kewal K. Saluja,et al.  A Novel Approach for Testing Memories Using a Built-In Self Testing Technique , 1986, International Test Conference.

[3]  Janak H. Patel,et al.  Parallel Testing for Pattern-Sensitive Faults in Semiconductor Random-Access Memories , 1989, IEEE Trans. Computers.

[4]  Younggap You,et al.  A Self-Testing Dynamic RAM Chip , 1985, IEEE Journal of Solid-State Circuits.

[5]  KOZO KINOSHITA,et al.  Built-In Testing of Memory Using an On-Chip Compact Testing Scheme , 1984, IEEE Transactions on Computers.

[6]  Bernard Courtois,et al.  Built-in self-test in multi-port RAMs , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[7]  Peter Muhmenthaler,et al.  Enhanced fault modeling for DRAM test and analysis , 1991, Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's.

[8]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[9]  A. Tuszynski.  Self-learning machines applied to the testing of semiconductor memories , 1978 .

[10]  A. Gibbons.  Algorithmic Graph Theory , 1985 .

[11]  Hugo De Man,et al.  Testability strategy and test pattern generation for register files and customized memories , 1990, Microprocess. Microsystems.

[12]  Shuichi Kato,et al.  A flexible multiport RAM compiler for data path , 1991 .

[13]  Kozo Kinoshita,et al.  Test Pattern Generation for API Faults in RAM , 1985, IEEE Transactions on Computers.