Variability and statistical analysis flow for dynamic linear systems with large number of inputs

Fast analysis of the dynamics of large linear systems with large number of inputs, such as power grid (PG) nets, is a required component of system verification platforms. Such analysis, exhibiting a considerable memory footprint and requiring intensive computations and advanced numerical techniques, has been the framework of recent approaches. However analyzing the effect of design variability, which can have a critical impact on the power distribution across the chip, especially when considering its dynamic performance, poses a unmet challenge. Existing approaches collect information about the voltage and current fluctuations in key nodes that may lead to erroneous behavior or relevant performance changes. This is achieved through repetitive extraction and/or simulation of the large linear RC network for a very broad number of parameter settings. Unfortunately network size and the plethora of different settings that requires investigation implies that such an approach can be exceedingly time consuming, even if parallel architectures are used. In order to address such a challenge, this paper introduces an alternative analysis flow that builds a parameterized model of the time domain node voltages on the fly, using the nominal time domain simulation as starting point. Once such model is generated, the effect of variability in the time response can be efficiently evaluated for multiple settings, allowing collection of relevant variation and statistic information of the impact of a large number of parameters in the current design. The performance of the methodology is evaluated on an set of standard PG extracted netlists, showing large improvements in terms of speed with modest memory requirements while maintaining an acceptable degree of accuracy.

[1]  Farid N. Najm,et al.  Analysis and verification of power grids considering process-induced leakage-current variations , 2003, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sani R. Nassif,et al.  Power grid analysis benchmarks , 2008, 2008 Asia and South Pacific Design Automation Conference.

[3]  Peng Li,et al.  Statistical Sampling-Based Parametric Analysis of Power Grids , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Jorge Fernandez Villena,et al.  SPARE - A Scalable Algorithm for Passive, Structure Preserving, Parameter-Aware Model Order Reduction , 2010, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Luís Miguel Silveira,et al.  Poor man's TBR: a simple model reduction scheme , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  Sani R. Nassif,et al.  Design-aware lithography , 2012, ISPD '12.

[7]  Christian H. Bischof,et al.  Computing rank-revealing QR factorizations of dense matrices , 1998, TOMS.

[8]  Joost Rommes,et al.  Efficient Methods for Large Resistor Networks , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Rajendran Panda,et al.  Stochastic variational analysis of large power grids considering intra-die correlations , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[10]  Sachin S. Sapatnekar,et al.  Incremental solution of power grids using random walks , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[11]  Sani R. Nassif,et al.  Fast power grid simulation , 2000, Proceedings 37th Design Automation Conference.

[12]  Rajendran Panda,et al.  Stochastic power grid analysis considering process variations , 2005, Design, Automation and Test in Europe.

[13]  Jorge Fernandez Villena,et al.  Efficient analysis of variability impact on interconnect lines and resistor networks , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Pei Sun,et al.  Efficient incremental analysis of on-chip power grid via sparse approximation , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[15]  Yici Cai,et al.  Fast Variational Analysis of On-Chip Power Grids by Stochastic Extended Krylov Subspace Method , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Sani R. Nassif,et al.  Power grid analysis using random walks , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Martin D. F. Wong,et al.  Fast algorithms for IR drop analysis in large power grid , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[18]  Luís Miguel Silveira,et al.  Efficient Simulation of Power Grids , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Luís Miguel Silveira,et al.  SPARE - a Scalable algorithm for passive, structure preserving, Parameter-Aware model order REduction , 2008, 2008 Design, Automation and Test in Europe.

[20]  Sani R. Nassif,et al.  Multigrid-like technique for power grid analysis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[21]  Roxana Ionutiu,et al.  SparseRC: Sparsity Preserving Model Reduction for RC Circuits With Many Terminals , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.