HSTL IO Standard Based Energy Efficient Multiplier Design using Nikhilam Navatashcaramam Dashatah on 28nm FPGA

In this paper we have designed an energy efficient multiplier using Nikhilam Navatashcaramam Dashatah Vedic technique. Vedic mathematics consists of 16 sutras and these sutras were used by our ancient scholars for doing there calculation faster, when there were no computers and calculators. Nikhilam Navatasaman is a Sanskrit word which menas “all from 9 and the last from 10”. In today’s work the demand is high speed, efficiency and should take lesser time. Appling these Vedic techniques reduces the system complexity, execution time, area, power and is stable and hence is efficient method. In this paper we have designed an energy efficient multiplier that consists of three inputs and one output. The temperature has been kept constant that is 25 degree Celsius. Airflow has been kept 250 LFM and medium Heat sink. IO Standards has been varied in order to achieve an energy efficient device. In this paper we have taken HSTL (High Speed Transceiver Logic) IOSTANDARD. In order to achieve speed and high performance in addition to energy efficiency, HSTL IO standard is used. HSTL family consists of HSTL _I, HSTL_II, HSTL_I_18 and HSTL_II_18, HSTL_I_12 and the analysis has been done on these IO standards. Frequency scaling is one of the best energy efficient techniques for FPGA based VLSI design and is used in this paper. At the end we can conclude that we can conclude that there is 23-40% saving of total power dissipation by using SSTL IO standard at 25 degree Celsius. The main reason for power consumption is leakage power at different IO Standards and at different frequencies. In this research work only FPGA work has been performed not ultra scale FPGA.

[1]  Liang-Gee Chen,et al.  Scalable implementation scheme for multirate FIR filters and its application in efficient design of subband filter banks , 1996, IEEE Trans. Circuits Syst. Video Technol..

[2]  Geetam Singh Tomar,et al.  Linear Prediction Analysis and Quantization for the Conjugate-Structure Algebraic-Code-Excited Linear-Prediction Speech Compression Algorithm , 2012 .

[3]  A. Radhika,et al.  FPGA implementation of high speed 8-bit Vedic multiplier using barrel shifter , 2013, 2013 International Conference on Energy Efficient Technologies for Sustainability.

[4]  T. N. Prabakar,et al.  Design and FPGA implementation of binary squarer using Vedic mathematics , 2013, 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT).

[5]  Li Li,et al.  Automatic Register Transfer level CAD tool design for advanced clock gating and low power schemes , 2012, 2012 International SoC Design Conference (ISOCC).

[6]  Chan Mo Kim,et al.  Multiplier design based on ancient Indian Vedic Mathematics , 2008, 2008 International SoC Design Conference.

[7]  Rutuparna Panda,et al.  Vedic Mathematics Based Multiply Accumulate Unit , 2011, 2011 International Conference on Computational Intelligence and Communication Networks.

[8]  Hamid R. Arabnia,et al.  A Time-Area-Power Efficient Multiplier and Square Architecture Based on Ancient Indian Vedic Mathematics , 2004, ESA/VLSI.

[9]  Veena S. Chakravarthi,et al.  Design of novel Vedic asynchronous digital signal processor core , 2014, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS).

[10]  Shantanu Oke,et al.  VLSI (FPGA) design for distinctive division architecture using the Vedic sutra ‘Dhwajam’ , 2014, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS).

[11]  N K.,et al.  Design A DSP Operations Using Vedic Mathematics , 2014 .

[12]  Zhenxing Wang,et al.  Analysis to goal-driven design , 2010, 2010 2nd International Conference on Software Technology and Engineering.

[13]  Bishwajeet Pandey,et al.  Low Voltage Digitally Controlled Impedance Based Energy Efficient Vedic Multiplier Design on 28nm FPGA , 2014, 2014 International Conference on Computational Intelligence and Communication Networks.

[14]  Gurpreet Singh,et al.  Simulation of CMOS IO Standard Based Energy Efficient Gurmukhi Unicode Reader on FPGA , 2014, 2014 International Conference on Computational Intelligence and Communication Networks.

[15]  Tanesh Kumar,et al.  Capacitance scaling based energy efficient FIR filter for digital signal processing , 2014, 2014 International Conference on Reliability Optimization and Information Technology (ICROIT).

[16]  B. Pandey,et al.  Simulation of voltage based efficient fire sensor on FPGA using SSTL IO standards , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).

[17]  Kazuyoshi Fushinobu,et al.  Thermal scaling consideration of Si MOSFETs with gate length typically larger than 100 nm , 2011, 2011 27th Annual IEEE Semiconductor Thermal Measurement and Management Symposium.

[18]  Sandeep Saini,et al.  Binary division algorithm and high speed deconvolution algorithm (Based on Ancient Indian Vedic Mathematics) , 2014, 2014 11th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON).

[19]  Rajesh Mahle,et al.  Design a DSP operations using vedic mathematics , 2013, 2013 International Conference on Communication and Signal Processing.

[20]  Ganesh Chokkakula,et al.  Design of low power and high speed modified carry select adder for 16 bit Vedic Multiplier , 2014, International Conference on Information Communication and Embedded Systems (ICICES2014).

[21]  Bansibadan Maji,et al.  Implementation of optimized high performance 4×4 multiplier using ancient Vedic sutra in 45 nm technology , 2014, 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS).