INTELLIGENT ELECTRONIC SYSTEMS : DATA FLOW PATH MINIMUM PROCESSOR FOR REAL-TIME RESPONSE CAPABILITY

[1]  Tadahiro Ohmi,et al.  Neuron MOS binary-logic integrated circuits. II. Simplifying techniques of circuit configuration and their practical applications , 1993 .

[2]  Tadashi Shibata,et al.  Implementing Intelligence in Silicon Integrated Circuits Using Neuron-Like High-Functionality Transistors , 1996, J. Robotics Mechatronics.

[3]  Tadashi Shibata,et al.  Neuron-MOS multiple-valued memory technology for intelligent data processing , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4]  Tadashi Shibata,et al.  Real-time reconfigurable logic circuits using neuron MOS transistors , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  Mary Jane Irwin,et al.  A digit pipelined dynamic time warp processor [word recognition] , 1988, IEEE Trans. Acoust. Speech Signal Process..

[6]  Chee Yee Kwok,et al.  A large-input-dynamic-range multi-input floating-gate MOS four-quadrant analog multiplier , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[7]  Tadashi Shibata,et al.  A neuron-MOS neural network using self-learning-compatible synapse circuits , 1995, IEEE J. Solid State Circuits.

[8]  Werner Weber,et al.  A neuron MOS transistor-based multiplier cell , 1995, Proceedings of International Electron Devices Meeting.

[9]  Tadashi Shibata,et al.  Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation , 1993 .

[10]  Junichi Nakamura,et al.  Image sensor with image smoothing capability using a neuron MOSFET , 1994, Electronic Imaging.

[11]  Tadashi Shibata,et al.  Neuron MOS winner-take-all circuit and its application to associative memory , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  T. Ohmi,et al.  Advances in neuron-MOS applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .