Hardware support for performance measurements and energy estimation of OpenRISC processor

This paper addresses the problem of providing support for energy consumption accounting and performance evaluation by means of performance counters in an open source processor core - OpenRISC OR1200. The OpenRISC processing core is flexible in that it allows different hardware configurations, and provides full support on the tool-chain side. In addition to this, it gives full hardware design access, and it is used by a well-established community. This paper has taken advantage of these features in order to study how different processing core's architecture configurations and compiler parameters influence the processing core's performance. Furthermore, an energy consumption model based on performance counters values correlated by physical measurements has been proposed.

[1]  Robert Tappan Morris,et al.  Locating cache performance bottlenecks using data profiling , 2010, EuroSys '10.

[2]  Mohamad Najem,et al.  Method for dynamic power monitoring on FPGAs , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[3]  Xi Chen,et al.  Cache contention and application performance prediction for multi-core systems , 2010, 2010 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS).

[4]  Alexander V. Veidenbaum,et al.  Pruning hardware evaluation space via correlation-driven application similarity analysis , 2011, CF '11.

[5]  Lizy Kurian John,et al.  Complete System Power Estimation Using Processor Performance Events , 2012, IEEE Transactions on Computers.

[7]  Ramalingam Sridhar,et al.  Energy modeling for mobile devices using performance counters , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[8]  Shivakant Mishra,et al.  Modeling CPU energy consumption for energy efficient scheduling , 2010, GCM '10.

[9]  Jack J. Dongarra,et al.  End-user Tools for Application Performance Analysis Using Hardware Counters , 2001, ISCA PDCS.

[10]  Hongkyun Jung,et al.  Performance Improvement and Power Consumption Reduction of an Embedded RISC Core , 2012, J. Inform. and Commun. Convergence Engineering.

[11]  Stéphane Eranian.  What can performance counters do for memory subsystem analysis? , 2008, MSPC '08.