A new CMOS 4Q–multiplier using linear and saturation regions complementally
暂无分享,去创建一个
T. Yoneyama | T. Oura | H. Asai | T. Suzuki
[1] Barrie Gilbert,et al. A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.
[2] Edgar Sanchez-Sinencio,et al. CMOS transconductance multipliers: a tutorial , 1998 .
[3] Shen-Iuan Liu,et al. CMOS four-quadrant multiplier using bias feedback techniques , 1994 .
[4] Ho-Jun Song,et al. An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers , 1990 .