A Self-aware Resource Management Framework for Heterogeneous Multicore SoCs with Diverse QoS Targets
暂无分享,去创建一个
[1] Aamer Jaleel,et al. DRAMsim: a memory system simulator , 2005, CARN.
[2] Bill Lin,et al. Single-tier virtual queuing: An efficacious memory controller architecture for MPSoCs with multiple realtime cores , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[3] Kevin Kai-Wei Chang,et al. DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators , 2016, ACM Trans. Archit. Code Optim..
[4] Asit K. Mishra,et al. METE: meeting end-to-end QoS in multicores through system-wide resource management , 2011, PERV.
[5] George Kurian,et al. Self-aware computing in the Angstrom processor , 2012, DAC Design Automation Conference 2012.
[6] Bruce Jacob,et al. Memory Systems: Cache, DRAM, Disk , 2007 .
[7] Chita R. Das,et al. OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures , 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[8] Puneet Gupta,et al. CyberPhysical-System-On-Chip (CPSoC): A self-aware MPSoC paradigm with cross-layer virtual sensing and actuation , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[9] William J. Dally,et al. Memory access scheduling , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[10] Krste Asanovic,et al. Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks , 2008, 2008 International Symposium on Computer Architecture.
[11] Axel Jantsch,et al. SPECTR: Formal Supervisory Control and Coordination for Many-core Systems Resource Management , 2018, ASPLOS.
[12] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[13] Axel Jantsch,et al. Self-Awareness in Systems on Chip— A Survey , 2017, IEEE Design & Test.
[14] Chia-Lin Yang,et al. Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[15] John Kubiatowicz,et al. Tessellation: Refactoring the OS around explicit resource containers with continuous adaptation , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[16] Mattan Erez,et al. A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC , 2012, DAC Design Automation Conference 2012.
[17] Mor Harchol-Balter,et al. ATLAS : A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers , 2010 .
[18] Kevin Kai-Wei Chang,et al. Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).
[19] Francisco J. Cazorla,et al. A Dual-Criticality Memory Controller (DCmc): Proposal and Evaluation of a Space Case Study , 2014, 2014 IEEE Real-Time Systems Symposium.
[20] Onur Mutlu,et al. Preemptive Virtual Clock: A flexible, efficient, and cost-effective QOS scheme for networks-on-chip , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[21] Mahmut T. Kandemir,et al. METE: meeting end-to-end QoS in multicores through system-wide resource management , 2011, SIGMETRICS.
[22] Mor Harchol-Balter,et al. Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[23] Onur Mutlu,et al. Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems , 2008, 2008 International Symposium on Computer Architecture.
[24] Yuan Xie,et al. LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[25] Lizy Kurian John,et al. Minimalist open-page: A DRAM page-mode scheduling policy for the many-core era , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).