A new integrated charge pump architecture using dynamic biasing of pass transistors
暂无分享,去创建一个
[1] M. Pasotti,et al. Power efficient charge pump in deep submicron standard CMOS technology , 2003, Proceedings of the 27th European Solid-State Circuits Conference.
[2] J. F. Dickson,et al. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .
[3] Jieh-Tsorng Wu,et al. MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.
[4] Y. J. Park,et al. A new charge pump without degradation in threshold voltage due to body effect [memory applications] , 2000, IEEE Journal of Solid-State Circuits.
[5] G. Palumbo,et al. Charge-pump circuits: power-consumption optimization , 2002 .
[6] Angela Arapoyanni,et al. A CMOS charge pump for low voltage operation , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).