Modeling and Simulation of Delay Faults in CMOS Logic Circuits