Uniaxial strain effects on silicon nanowire pMOSFET and single-hole transistor at room temperature
暂无分享,去创建一个
[1] Masumi Saitoh,et al. Voltage gain dependence of the negative differential conductance width in silicon single-hole transistors , 2006 .
[2] P. Solomon,et al. Six-band k⋅p calculation of the hole mobility in silicon inversion layers: Dependence on surface orientation, strain, and silicon thickness , 2003 .
[3] S. Thompson,et al. Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.
[4] M. Bohr,et al. A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.
[5] Andrew G. Glen,et al. APPL , 2001 .
[6] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[7] S. Thompson,et al. Piezoresistance Coefficients of (100) Silicon nMOSFETs Measured at Low and High ($\sim$1.5 GPa) Channel Stress , 2007, IEEE Electron Device Letters.