An FPGA Architecture of Stable-Sorting on a Large Data Volume : Application to Video Signals
暂无分享,去创建一个
[1] Chun-Yueh Huang,et al. A hardware design approach for merge-sorting network , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[2] Danny Crookes,et al. Design and implementation of a novel algorithm for general purpose median filtering on FPGAs , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[3] Stephen Marshall,et al. FPGA realisation of the genetic algorithm for the design of grey-scale soft morphological filters , 2003 .
[4] Jürgen Teich,et al. Tradeoff analysis and architecture design of a hybrid hardware/software sorter , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.
[5] A. Cicuttin,et al. SORTCHIP: a VLSI implementation of a hardware algorithm for continuous data sorting , 2003, IEEE J. Solid State Circuits.
[6] S. Nooshabadi,et al. FPGA implementation of a median filter , 1997, TENCON '97 Brisbane - Australia. Proceedings of IEEE TENCON '97. IEEE Region 10 Annual Conference. Speech and Image Technologies for Computing and Telecommunications (Cat. No.97CH36162).
[7] Wayne Luk,et al. Novel FPGA-based implementation of median and weighted median filters for image processing , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[8] Eric Dubois,et al. Fast and reliable structure-oriented video noise estimation , 2005, IEEE Transactions on Circuits and Systems for Video Technology.