What is the path to fast fault simulation?

Motivated by the advances in fast fault-simulation techniques for large combinational circuits, a panel discussion was organized for the 1988 International Test Conference. A collective account of the position statements is offered by the panelists. The panelists present discussions on the following topics: introduction to fault simulation; parallel pattern fault simulation; intelligent heuristics; graph-theoretic approaches; approximate solutions; hierarchical fault simulation; and hardware solutions.<<ETX>>

[1]  Jacob A. Abraham,et al.  Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  J. A. Waicukauski.  Diagnosis of BIST Failures by PPSFP simulation , 1987 .

[3]  Hideo Fujiwara,et al.  Logic Testing and Design for Testability , 1985 .

[4]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[5]  Balakrishnan Krishnamurthy,et al.  A graph compaction approach to fault simulation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[6]  W. A. Rogers.  Concurrent hierarchical fault simulation , 1987 .

[7]  Franc Brglez,et al.  A Fast Fault Grader: Analysis and Applications , 1985, International Test Conference.

[8]  Barry K. Rosen,et al.  HSS--A High-Speed Simulator , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[10]  S. Koeppe,et al.  Modeling and Simulation of Delay Faults in CMOS Logic Circuits , 1986, International Test Conference.

[11]  M. Abramovici,et al.  SMART And FAST: Test Generation for VLSI Scan-Design Circuits , 1986, IEEE Design & Test of Computers.

[12]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[13]  John A. Waicukauski,et al.  A Statistical Calculation of Fault Detection Probabilities By Fast Fault Simulation , 1985, ITC.

[14]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1973, Computer.

[15]  Randal E. Bryant,et al.  Symbolic Verification of MOS Circuits , 1985 .

[16]  Miron Abramovici.  Low-Cost Fault Simulation: Why, When and How , 1985, ITC.

[17]  Vishwani D. Agrawal,et al.  STAFAN: An Alternative to Fault Simulation , 1984, 21st Design Automation Conference Proceedings.

[18]  Jacob A. Abraham,et al.  High level hierarchical fault simulation techniques , 1985, CSC '85.

[19]  Kurt Antreich,et al.  Accelerated Fault Simulation and Fault Grading in Combinational Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Masaaki Nagamine.  An automated method for designing logic circuit diagnostic programs , 1971, DAC '71.

[21]  Prabhakar Goel,et al.  Application of Parallel Processing to Fault Simulation , 1986, ICPP.

[22]  J. Rajski,et al.  Reconvergent fanout analysis and fault simulation complexity of combinational circuits , 1987 .

[23]  P. R. Menon,et al.  Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.

[24]  Wuudiann Ke,et al.  A fast fault simulation algorithm for combinational circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[25]  Jacob A. Abraham,et al.  Fault simulation in a distributed environment , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[26]  Jacob A. Abraham,et al.  WRAP: AN ALGORITHM FOR HIERARCHICAL COMPRESSION OF FAULT SIMULATION PRIMITIVES. , 1986 .

[27]  Jacob A. Abraham,et al.  Structured Functional Level Test Generation Using Binary Decision Diagrams , 1986, ITC.

[28]  Prabhakar Goel.  Test generation costs analysis and projections , 1980, DAC '80.

[29]  Sundaram Seshu,et al.  On an Improved Diagnosis Program , 1965, IEEE Trans. Electron. Comput..

[30]  P. R. Menon,et al.  Fault simulation , 1986 .

[31]  Alexander Miczo,et al.  Digital logic testing and simulation , 1986 .