A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels

For the first time, we prove that 7.8-Gb/s single-ended signaling through a highly reflective channel is feasible at low energy cost by an energy-efficient many-tap decision feedback equalization (DFE) receiver (RX). The reported data rate of 7.8 Gb/s is the fastest data rate that has been achieved through a single-ended highly reflective channel that has more than five taps of postcursor reflective intersymbol interference. Compared with the prior arts, the target multidrop has the most in-band notches: ten notches. To compensate for large reflection by many notches, the RX exploits the DFE with the largest tap count of 20 that has been never used in single-ended signaling before. Low-power circuit techniques such as a current-integrating summer and double-tail sense amplifiers were adequately adopted and engineered to reduce large power dissipation by many taps. The RX was fabricated in a 65-nm CMOS technology and occupies only 0.014 mm2. The energy efficiency was measured to be only 2.9 pJ/b at 7.8 Gb/s with 0.9-V supply, proving that fast single-ended signaling through a highly reflective channel is feasible at low energy cost by many-tap DFE if low-power circuit techniques are adequately applied. The horizontal and vertical eye sizes were measured to be 0.12 UI and 34 mV, respectively, at a bit error rate of <10−12.

[1]  V. Gupta,et al.  A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.

[2]  Jae-Yoon Sim,et al.  A Single-Loop SS-LMS Algorithm With Single-Ended Integrating DFE Receiver for Multi-Drop DRAM Interface , 2011, IEEE Journal of Solid-State Circuits.

[3]  Suhwan Kim,et al.  A 4.8Gb/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4]  John Bulzacchelli,et al.  A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Young-Hyun Jun,et al.  A 5.8-Gb/s Adaptive Integrating Duobinary DFE Receiver for Multi-Drop Memory Interface , 2017, IEEE Journal of Solid-State Circuits.

[6]  Byungsub Kim,et al.  A 7.8Gb/s/pin 1.96pJ/b compact single-ended TRX and CDR with phase-difference modulation for highly reflective memory interfaces , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[7]  Young-Hyun Jun,et al.  A DFE Receiver With Equalized VREF for Multidrop Single-Ended Signaling , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.