A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels
暂无分享,去创建一个
Byungsub Kim | Jae-Yoon Sim | Hong-June Park | Kyunghyun Lim | Sooeun Lee | Jaeyoung Seo | Jaehyun Ko
[1] V. Gupta,et al. A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.
[2] Jae-Yoon Sim,et al. A Single-Loop SS-LMS Algorithm With Single-Ended Integrating DFE Receiver for Multi-Drop DRAM Interface , 2011, IEEE Journal of Solid-State Circuits.
[3] Suhwan Kim,et al. A 4.8Gb/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface , 2011, 2011 IEEE International Solid-State Circuits Conference.
[4] John Bulzacchelli,et al. A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] Young-Hyun Jun,et al. A 5.8-Gb/s Adaptive Integrating Duobinary DFE Receiver for Multi-Drop Memory Interface , 2017, IEEE Journal of Solid-State Circuits.
[6] Byungsub Kim,et al. A 7.8Gb/s/pin 1.96pJ/b compact single-ended TRX and CDR with phase-difference modulation for highly reflective memory interfaces , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[7] Young-Hyun Jun,et al. A DFE Receiver With Equalized VREF for Multidrop Single-Ended Signaling , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[8] Eisse Mensink,et al. A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.