A Low-Power CMOS Linear-in-Decibel Variable Gain Amplifier With Programmable Bandwidth and Stable Group Delay

This brief presents a new circuit architecture for linear-in-decibel, constant-bandwidth variable gain amplifier (VGA). To obtain high linearity under low-voltage operation, this VGA is a closed-loop structure. In loop amplifier design, two techniques are applied: first, the loop amplifier is given finite input impedance. This arrangement keeps the VGA bandwidth constant under different gain setting. Second, a current-buffered compensation is applied for loop stability. Compared to the Miller compensation, this method achieves wider bandwidth. The prototype chip using 0.18-mum CMOS technology demonstrates that -10- to 20-dB gain and 0.5- to 30-MHz bandwidth can be programmed independently. The group delay difference within 30-dB gain control range is smaller than 1%. The total circuit dissipates 1.35 mA from a 1.8-V supply

[1]  Hassan Elwan,et al.  Digitally programmable decibel-linear CMOS VGA for low-power mixed-signal applications , 2000 .

[2]  Chorng-Kuang Wang,et al.  An automatic gain control architecture for SONET OC-3 VLSI , 1997 .

[3]  K.J.P. Philips,et al.  A Variable Gain IF Amplifier with -67dBc IM3-distortion at 1.4Vpp output in 0.25 μm CMOS , 2001 .

[4]  M. E. Valkenburg,et al.  Design of Analog Filters , 2001 .

[5]  T. Fujisawa,et al.  A single-chip 802.11a MAC/PHY with a 32 b RISC processor , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  K. Philips,et al.  A variable gain IF amplifier with -67 dBc IM/sub 3/-distortion at 1.4 V/sub pp/ output in 0.25 /spl mu/m CMOS , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[7]  Qiuting Huang,et al.  A 71-MHz CMOS IF-baseband strip for GSM , 2000, IEEE Journal of Solid-State Circuits.

[8]  Santiago Celma,et al.  1.8 V-100 MHz CMOS programmable gain amplifier , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  Jieh-Tsorng Wu,et al.  A highly linear 125-MHz CMOS switched-resistor programmable-gain amplifier , 2003, IEEE J. Solid State Circuits.

[10]  Chia-Hsin Wu,et al.  A 2 GHz CMOS variable-gain amplifier with 50 dB linear-in-magnitude controlled gain range for 10GBase-LX4 Ethernet , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  M. A. Copeland,et al.  Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .

[12]  J.J.F. Rijns.  CMOS Low-Distortion High-Frequency Variable-Gain Amplifier , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[13]  J. Q. Wang,et al.  Minimization of memory access overhead for multidimensional DSP applications via multilevel partitioning and scheduling , 1997 .

[14]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[15]  C. Santagati,et al.  High-dynamic-range VGA with temperature compensation and linear-in-dB gain control , 2004, IEEE Journal of Solid-State Circuits.