Experimental methodology for power characterization of FPGAs

This paper presents an experimental methodology for power characterization of FPGAs. The approach provides a good trade-off among characterization time, cost and accuracy. Our solution is based on the use of an embedded power integrator built upon a low cost controller that provides accumulated power data over fixed time periods. Experimental results have shown suitability of the proposed methodology for different power characterization scenarios.

[1]  N. Abdelli,et al.  High-Level Power Estimation of FPGA , 2007, 2007 IEEE International Symposium on Industrial Electronics.

[2]  M. Lopez-Vallejo,et al.  FPGA Gaussian random number generator based on quintic hermite interpolation inversion , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[3]  Jason Cong,et al.  Power modeling and characteristics of field programmable gate arrays , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[5]  Gian Carlo Cardarilli,et al.  Power characterization of digital filters implemented on FPGA , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Steven J. E. Wilton,et al.  Power Implications of Implementing Logic Using FPGA Embedded Memory Arrays , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[7]  Jason Cong,et al.  High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs , 2007, 2007 Asia and South Pacific Design Automation Conference.

[8]  Naehyuck Chang,et al.  Cycle-accurate energy measurement and high-level energy characterization of FPGAs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..