论文信息 - Statistical poly-Si grain boundary model with discrete charging defects and its 2D and 3D implementation for vertical 3D NAND channels

Statistical poly-Si grain boundary model with discrete charging defects and its 2D and 3D implementation for vertical 3D NAND channels

A new grain boundary model is proposed consisting of 1) a scattering part modeled by reduced mobility, independent of the microscopic details of the boundary, and 2) discrete randomly positioned charging defects. 2D and 3D model implementations are demonstrated, explaining several statistical properties in scaled poly-Si channel devices (particularly vertical NAND devices). In particular, we show that the temperature-dependent activation energy of the transconductance in a short channel poly-Si transistor is a statistical effect that can be modeled with a single grain boundary activation energy.

[1] P. J. Scanlon,et al. Conductivity behavior in polycrystalline semiconductor thin film transistors , 1982 .

[2] Y. Iwata,et al. Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[3] Y. Iwata,et al. Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[4] Mingxiang Wang,et al. An Analytical Subthreshold Model of Polycrystalline Silicon Thin-Film Transistors Based on Meyer-Neldel Rule , 2014, IEEE Transactions on Electron Devices.

[5] R. Degraeve,et al. Characterizing grain size and defect energy distribution in vertical SONOS poly-Si channels by means of a resistive network model , 2013, 2013 IEEE International Electron Devices Meeting.

[6] T. Grasser,et al. Statistics of Multiple Trapped Charges in the Gate Oxide of Deeply Scaled MOSFET Devices—Application to NBTI , 2010, IEEE Electron Device Letters.