A scalable architecture of associative processors employing nano functional devices
暂无分享,去创建一个
A methodology for building a low-power high-capacity associative processor system employing nano functional devices has been proposed. The study is a demonstration of how to use nano-scale devices in building practical applications, particularly in building associative processors. Characteristics of such devices are utilized for similarity evaluation and emulated by a simple NMOS circuitry. The concept has been verified by experimental results obtained from the real working proof-of-concept chip fabricated in a 0.18-μm CMOS technology.
[1] Tadashi Shibata,et al. Compact Bell-Shaped Analog Matching-Cell Module for Digital-Memory-Based Associative Processors , 2008 .
[2] Trong Tu Bui,et al. A multi-core/multi-chip scalable architecture of associative processors employing bell-shaped analog matching cells , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.