A Modified Loop Filter Design for Digital Symbol Synchronizer
暂无分享,去创建一个
[1] Marco Luise,et al. Design and analysis of a jitter-free clock recovery scheme for QAM systems , 1993, IEEE Trans. Commun..
[2] A. Mehrotra,et al. Noise analysis of phase-locked loops , 2002 .
[3] Evaggelos Geraniotis,et al. Adaptive closed-loop power control with quantized feedback and loop filtering , 1998, Ninth IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (Cat. No.98TH8361).
[4] Floyd M. Gardner,et al. A BPSK/QPSK Timing-Error Detector for Sampled Receivers , 1986, IEEE Trans. Commun..
[5] Heinrich Meyr,et al. Digital communication receivers - synchronization, channel estimation, and signal processing , 1997, Wiley series in telecommunications and signal processing.
[6] J. B. Berner,et al. Flexible loop filter design for spacecraft phase-locked receivers , 2001 .
[7] Markku Renfors,et al. A new symbol synchronizer with reduced timing jitter for QAM systems , 1995, Proceedings of GLOBECOM '95.
[8] Muhammed A. Ibrahim,et al. Noise analysis of phase locked loops , 2006 .
[9] A phase locked loop with a mixed mode loop filter for clock/data recovery in optical disc drives , 2005, 2005 IEEE International Symposium on Circuits and Systems.