Performance and complexity of block turbo decoder circuits
暂无分享,去创建一个
[1] Sudhakar M. Reddy,et al. Random error and burst correction by iterated codes , 1972, IEEE Trans. Inf. Theory.
[2] F. MacWilliams,et al. The Theory of Error-Correcting Codes , 1977 .
[3] Sudhakar M. Reddy. On decoding iterated codes , 1970, IEEE Trans. Inf. Theory.
[4] Ramesh Pyndiah,et al. Architecture et conception d'un circuit turbo-decodeur de codes produits , 1995 .
[5] Alain Glavieux,et al. Turbo-codes : Principe et applications , 1995 .
[6] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[7] Ramesh Pyndiah,et al. Near optimum decoding of product codes , 1994, 1994 IEEE GLOBECOM. Communications: The Global Bridge.
[8] Claude Berrou,et al. A low complexity soft-output Viterbi decoder architecture , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[9] Ramesh Pyndiah,et al. Algorithme turbo : Un nouveau procédé de décodage pour les codes produits , 1995 .