On-die Ring Oscillator Based Measurement Scheme for Process Parameter Variations and Clock Jitter

We present a novel low cost scheme for the on-die measurement of either clock jitter, or process parameter variations. By re-using and properly modifying the Ring Oscillators (ROs) that are currently widely employed for process parameter variation measurement in high performance microprocessors, our proposed scheme can be easily set in either the process parameter variation measurement mode, or the clock jitter measurement mode, by acting on an external control signal. This way, during the test or debug phase, clock jitter can also be measured at negligible area and power costs with respect to process parameter variation measurement only. Our scheme is scalable in the provided clock jitter measurement resolution, while allowing the same process parameter variation measurement resolution as the currently employed RO based schemes. Moreover, due to its allowing both process parameter variation and clock jitter measurements, our scheme features accurate clock jitter measurement despite the possible presence of significant process parameter variations.

[1]  Cecilia Metra,et al.  Won't On-Chip Clock Calibration Guarantee Performance Boost and Product Quality? , 2007, IEEE Transactions on Computers.

[2]  S. Tam,et al.  Clock generation and distribution for the first IA-64 microprocessor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[3]  Cecilia Metra,et al.  Concurrent detection of power supply noise , 2003, IEEE Trans. Reliab..

[4]  Massoud Pedram,et al.  Analysis of jitter due to power-supply noise in phase-locked loops , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[5]  Kevin J. Nowka,et al.  A scheme for on-chip timing characterization , 2006, 24th IEEE VLSI Test Symposium.

[6]  M. Horowitz,et al.  Circuits and techniques for high-resolution measurement of on-chip power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[7]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[8]  Alfred L. Crouch,et al.  A Production IR-Drop Screen on a Chip , 2007, IEEE Design & Test of Computers.

[9]  Aubin Roy,et al.  On-chip digital jitter measurement, from megahertz to gigahertz , 2004, IEEE Design & Test of Computers.

[10]  Vladimir Stojanovic,et al.  Circuits and techniques for high-resolution measurement of on-chip power supply noise , 2004, VLSIC 2004.

[11]  G. Taylor,et al.  On-die clock jitter detector for high speed microprocessors , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[12]  Cecilia Metra,et al.  Novel On-Chip Clock Jitter Measurement Scheme for High Performance Microprocessors , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[13]  William V. Huott,et al.  On-chip Timing Uncertainty Measurements on IBM Microprocessors , 2008, 2008 IEEE International Test Conference.

[14]  Cecilia Metra,et al.  Novel on-chip circuit for jitter testing in high-speed PLLs , 2005, IEEE Transactions on Instrumentation and Measurement.

[15]  M.B. Ketchen,et al.  Ring oscillators for CMOS process tuning and variability control , 2006, IEEE Transactions on Semiconductor Manufacturing.