A Programmable BIST Core for Embedded DRAM
暂无分享,去创建一个
Cheng-Wen Wu | Chih-Tsun Huang | Jing-Reng Huang | Tsin-Yuan Chang | Chi-Feng Wu | Chih-Tsun Huang | Cheng-Wen Wu | Chi-Feng Wu | Tsin-Yuan Chang | Jing-Reng Huang | Cheng-Wen Wu
[1] Frans P. M. Beenker,et al. Fault modeling and test algorithm development for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[2] Frans P. M. Beenker,et al. A realistic self-test machine for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[3] Benoit Nadeau-Dostie,et al. Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.
[4] V. K. Agarwal,et al. Built-in self-diagnosis for repairable embedded RAMs , 1993, IEEE Design & Test of Computers.
[5] Ad J. van de Goor,et al. Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..
[6] Paolo Prinetto,et al. Industrial BIST of embedded RAMs , 1995, IEEE Design & Test of Computers.
[7] K. Takahashi,et al. On-wafer BIST of a 200 Gb/s failed-bit search for 1 Gb DRAM , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[8] Christoforos E. Kozyrakis,et al. A case for intelligent RAM , 1997, IEEE Micro.
[9] Yervant Zorian,et al. A D&T Roundtable: Testing Mixed Logic and DRAM Chips , 1998, IEEE Des. Test Comput..
[10] Howard Leo Kalter,et al. Processor-based built-in self-test for embedded DRAM , 1998, IEEE J. Solid State Circuits.