A Low-Power Integrated Neural Interface with Digital Spike Detection and Isolation

We present the design of an integrated neural interface intended for multi-channel neural recording. The design features a mixed-signal part that handles neural signal conditioning, digitization, and time-division multiplexing, and a digital part that provides control, threshold detection, isolation of spikes, and serial communications towards a host interface. The detection and isolation strategy preserve the entire neuronal spikes waveshapes by means of synchronized internal data buffering. This bandwidth reduction scheme prompts for better postprocessing results and improved performance in prosthetics applications. Both parts of the presented neural interface were fabricated separately in a CMOS 0.18- mum process. The whole neural interface features 16 channels for validation; besides, the proposed approach is scalable to larger channel counts. In fact, it is suitable for implementation of implantable microsystems including several hundreds of recording channels. The performance of the implemented multi-channel interface was validated in vitro with real neural waveforms.

[1]  R. Olsson,et al.  A three-dimensional neural recording microsystem with implantable data compression circuitry , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  K.D. Wise,et al.  A three-dimensional neural recording microsystem with implantable data compression circuitry , 2005, IEEE Journal of Solid-State Circuits.

[3]  Y. Perelman,et al.  An Integrated System for Multichannel Neuronal Recording with Spike / LFP Separation and Digital Output , 2005, Conference Proceedings. 2nd International IEEE EMBS Conference on Neural Engineering, 2005..

[4]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[5]  Amir M. Sodagar,et al.  A Fully Integrated Mixed-Signal Neural Processor for Implantable Multichannel Cortical Recording , 2007, IEEE Transactions on Biomedical Engineering.

[6]  Mohamad Sawan,et al.  A Low-Power Integrated Bioamplifier With Active Low-Frequency Suppression , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[7]  Patrick D Wolf,et al.  A single-chip signal processing and telemetry engine for an implantable 96-channel neural data acquisition system , 2007, Journal of neural engineering.

[8]  K.V. Shenoy,et al.  Power feasibility of implantable digital spike sorting circuits for neural prosthetic systems , 2005, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[9]  Mohamad Sawan,et al.  An Ultra-Low-Power Successive-Approximation-Based ADC for Implantable Sensing Devices , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[10]  M. Sawan,et al.  A Microsystem Integration Platform Dedicated to Build Multi-Chip-Neural Interfaces , 2007, 2007 29th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[11]  Matthew Fellows,et al.  On the variability of manual spike sorting , 2004, IEEE Transactions on Biomedical Engineering.

[12]  Reid R. Harrison,et al.  A low-power integrated circuit for adaptive detection of action potentials in noisy signals , 2003, Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439).