Compact 50-62 GHz current-reused low-noise amplifier with gate-drain transformer feedback

A compact two-stage 50–62 GHz low-noise amplifier is proposed. Gate-drain transformer feedback and the current-reuse technique are employed to achieve input impedance matching, a low noise figure and low power dissipation simultaneously. The proposed low-noise amplifier, implemented in the Global Foundries 65 nm CMOS process, exhibits a peak gain of 11.8 dB at 58.5 GHz and a minimum noise figure of 5.6 dB. It consumes 15.4 mW from 1.5 V supply with a small area of 0.12 mm2 including all testing pads.

[1]  K. Soumyanath,et al.  A 64 GHz LNA With 15.5 dB Gain and 6.5 dB NF in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[2]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.

[3]  Chien-Nan Kuo,et al.  Low-Noise Amplifier Design With Dual Reactive Feedback for Broadband Simultaneous Noise and Impedance Matching , 2010, IEEE Transactions on Microwave Theory and Techniques.

[4]  Tzuen-Hsi Huang,et al.  Low-Power, High-Gain V-Band CMOS Low Noise Amplifier for Microwave Radiometer Applications , 2011, IEEE Microwave and Wireless Components Letters.