Evaluation of ASIC Implementation of Physical Random Number Generators Using RS Latches
暂无分享,去创建一个
Kouichi Itoh | Masahiko Takenaka | Naoya Torii | Dai Yamamoto | Hirotaka Kokubo | M. Takenaka | Kouichi Itoh | Dai Yamamoto | Hirotaka Kokubo | Naoya Torii
[1] David Blaauw,et al. True Random Number Generator With a Metastability-Based Quality Control , 2007, IEEE Journal of Solid-State Circuits.
[2] E. G. Chester,et al. Design of an on–chip random number generator using metastability , 2002, Proceedings of the 28th European Solid-State Circuits Conference.
[3] Shuichi Ichikawa,et al. FPGA Implementation of Metastability-Based True Random Number Generator , 2009, IEICE Trans. Inf. Syst..
[4] Elaine B. Barker,et al. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .
[5] Klaus Finkenzeller,et al. Book Reviews: RFID Handbook: Fundamentals and Applications in Contactless Smart Cards and Identification, 2nd ed. , 2004, ACM Queue.
[6] Angel Barriga,et al. Simple binary random number generator , 1992 .
[7] Andrey Bogdanov,et al. PRESENT: An Ultra-Lightweight Block Cipher , 2007, CHES.
[8] Ingrid Verbauwhede,et al. Cryptographic Hardware and Embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 10-13, 2007, Proceedings , 2007, CHES.
[9] Berk Sunar,et al. A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks , 2007, IEEE Transactions on Computers.
[10] Elaine B. Barker,et al. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .