A low-power technique for high-resolution dynamic comparators

[1]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[2]  Mohammad Sharifkhani,et al.  A low-power low-offset dynamic comparator for analog to digital converters , 2014, Microelectron. J..

[3]  Manuel Delgado-Restituto,et al.  Trade-Offs in the Design of CMOS Comparators , 2002 .

[4]  Nan Sun,et al.  Digital Background Calibration for Pipelined ADCs Based on Comparator Decision Time Quantization , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Ata Khorami,et al.  A low-power high-speed comparator for analog to digital converters , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  B. Yazdani,et al.  Low-power DAC with charge redistribution sampling method for SAR ADCs , 2016 .

[7]  Ata Khorami,et al.  Low-power bottom-plate sampling capacitor-splitting DAC for SAR ADCs , 2016 .

[8]  Ata Khorami,et al.  Zero-power mismatch-independent digital to analog converter , 2015 .

[9]  Ho-Jin Park,et al.  26.7 A 2.6b/cycle-architecture-based 10b 1 JGS/s 15.4mW 4×-time-interleaved SAR ADC with a multistep hardware-retirement technique , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[10]  Kunihiro Asada,et al.  Clocked comparator for high-speed applications in 65nm technology , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[11]  Ata Khorami,et al.  Elimination of the effect of bottom-plate capacitors in C-2C DAC using a layout technique , 2015, Microelectron. J..

[12]  Qiang Li,et al.  High-speed low-power common-mode insensitive dynamic comparator , 2015 .

[13]  Pedro M. Figueiredo,et al.  Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Ata Khorami,et al.  Low power DAC with single capacitor sampling method for SAR ADCs , 2016 .

[15]  Eric A. M. Klumperink,et al.  A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  Andrea Baschirotto,et al.  A 7.65-mW 5-bit 90-nm 1-Gs/s Folded Interpolated ADC Without Calibration , 2014, IEEE Transactions on Instrumentation and Measurement.

[17]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[18]  Nan Sun,et al.  A 24-µW 11-bit 1-MS/s SAR ADC with a bidirectional single-side switching technique , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[19]  Boris Murmann,et al.  An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.