A multi-phase multi-frequency clock generator using superharmonic injection locked multipath ring oscillators as frequency dividers

A phase-locked loop providing multiphase clocks at 12-GHz and its subdivisions is presented. A quadrature VCO with low supply sensitivity is used. Frequency division is achieved using superharmonic injection-locked multipath ring oscillators to extend the maximum division frequency of latch-based dividers without using peaking inductors. A low mismatch charge pump reduces the reference spur level to a worst case of -74 dBc. The phase locked loop is fabricated in 65-nm CMOS. It operates in a frequency band between 7.92-12.14 GHz. The measured phase noise, random jitter, and power consumption at 12.08 GHz output frequency are -127.5 dBc/Hz at 10 MHz offset, 251 fs-rms, and 46.6 mW, respectively.

[1]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[2]  N. Tzartzanis,et al.  A Single-40 Gb/s Dual-20 Gb/s Serializer IC With SFI-5.2 Interface in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[3]  Y. Amamiya,et al.  A 40 Gb/s Multi-Data-Rate CMOS Transmitter and Receiver Chipset With SFI-5 Interface for Optical Transmission Systems , 2009, IEEE Journal of Solid-State Circuits.

[4]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[5]  Chih-Kong Ken Yang,et al.  Design and Optimization of Multipath Ring Oscillators , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Ron Ho,et al.  A 4.6GHz MDLL with −46dBc reference spur and aperture position tuning , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  A. Abidi,et al.  Varactor characteristics, oscillator tuning curves, and AM-FM conversion , 2003, IEEE J. Solid State Circuits.

[8]  Deog-Kyoon Jeong,et al.  A 20-GHz phase-locked loop for 40-gb/s serializing transmitter in 0.13-/spl mu/m CMOS , 2006, IEEE Journal of Solid-State Circuits.