A spiking and bursting neuron circuit based on memristor

In this paper, we propose two emulator circuits. Firstly, we present a novel memristor emulator based on operational transconductance amplifier (OTA) which is different from classical TiO2 memristor. This memristor emulator has a threshold switching mechanism. Secondly, we create a novel neuron circuit using proposed memristor, which is capable of generating spiking and bursting firing behaviors, with a biologically plausible spike shapes. The behavior of this neuron circuit can be adjusted by changing only one external biasing voltage. This neuron circuit mimics the behavior of cortical neurons, such as regular spiking (RS), intrinsic bursting (IB), chattering (CH) and fast spiking (FS). Proposed emulator circuits are compatible with VLSI systems and they can also be implemented by using discrete circuit components for different applications.

[1]  Yu Zhang,et al.  Approximated SPICE model for memristor , 2009, 2009 International Conference on Communications, Circuits and Systems.

[2]  Sangho Shin,et al.  Compact Circuit Model and Hardware Emulation for Floating Memristor Devices , 2013, IEEE Circuits and Systems Magazine.

[3]  L.O. Chua,et al.  Memristive devices and systems , 1976, Proceedings of the IEEE.

[4]  Yuriy V. Pershin,et al.  Memory effects in complex materials and nanoscale systems , 2010, 1011.3053.

[5]  Matthew D. Pickett,et al.  SPICE modeling of memristors , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[6]  Yunus Babacan,et al.  A new DDCC based memristor emulator circuit and its applications , 2014, Microelectron. J..

[7]  Piotr Dudek,et al.  Compact silicon neuron circuit with spiking and bursting behaviour , 2008, Neural Networks.

[8]  Wulfram Gerstner,et al.  SPIKING NEURON MODELS Single Neurons , Populations , Plasticity , 2002 .

[9]  Leon O. Chua,et al.  Memristor Emulator for Memristor Circuit Applications , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Xin Wang,et al.  Quick noise-tolerant learning in a multi-layer memristive neural network , 2014, Neurocomputing.

[12]  Dalibor Biolek,et al.  SPICE Model of Memristor with Nonlinear Dopant Drift , 2009 .

[13]  S. Laughlin,et al.  An Energy Budget for Signaling in the Grey Matter of the Brain , 2001, Journal of cerebral blood flow and metabolism : official journal of the International Society of Cerebral Blood Flow and Metabolism.

[14]  P. Lennie.  The Cost of Cortical Computation , 2003, Current Biology.

[15]  Resat Mutlu,et al.  Emulator circuit of Ti02 memristor with linear dopant drift made using analog multiplier , 2010, National Conference on Electrical, Electronics and Computer Engineering.

[16]  S. Benderli,et al.  On SPICE macromodelling of TiO 2 memristors , 2009 .

[17]  M. Pickett,et al.  A scalable neuristor built with Mott memristors. , 2013, Nature materials.

[18]  G. Buzsáki.  Rhythms of the brain , 2006 .

[19]  H. Kuntman,et al.  A new CMOS based memristor implementation , 2012, 2012 International Conference on Applied Electronics.

[20]  R Stanley Williams,et al.  Sub-100 fJ and sub-nanosecond thermally driven threshold switching in niobium oxide crosspoint nanodevices , 2012, Nanotechnology.

[21]  Dalibor Biolek,et al.  Hybrid modelling and emulation of mem-systems , 2012 .

[22]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[23]  Eugene M. Izhikevich,et al.  Which model to use for cortical spiking neurons? , 2004, IEEE Transactions on Neural Networks.

[24]  Gert Cauwenberghs,et al.  Silicon spike-based synaptic array and address-event transceiver , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[25]  J. Hindmarsh,et al.  A model of neuronal bursting using three coupled first order differential equations , 1984, Proceedings of the Royal Society of London. Series B. Biological Sciences.

[26]  Yong-Bin Kim,et al.  Low power real time electronic neuron VLSI design using subthreshold technique , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[27]  Shih-Chii Liu,et al.  Temporal coding in a silicon network of integrate-and-fire neurons , 2004, IEEE Transactions on Neural Networks.

[28]  Chuandong Li,et al.  A novel memristive electronic synapse-based Hermite chaotic neural network with application in cryptography , 2015, Neurocomputing.

[29]  Alan F. Murray,et al.  Synchrony detection and amplification by silicon neurons with STDP synapses , 2004, IEEE Transactions on Neural Networks.

[30]  Kwabena Boahen,et al.  A Recurrent Model of Orientation Maps with Simple and Complex Cells , 2003, NIPS.

[31]  Wulfram Gerstner,et al.  Spiking Neuron Models: An Introduction , 2002 .

[32]  A. Bofill-I Petit.  Synchrony detection and amplification by silicon neurons with STDP synapses , 2004 .

[33]  Vittorio Dante,et al.  A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory , 2003, IEEE Trans. Neural Networks.

[34]  Fernando Corinto,et al.  Nonlinear Dynamics of Memristor Oscillators , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[35]  L. Chua.  Memristor-The missing circuit element , 1971 .

[36]  Rahul Sarpeshkar,et al.  Ultra Low Power Bioelectronics: Fundamentals, Biomedical Applications, and Bio-Inspired Systems , 2010 .

[37]  A. Hodgkin,et al.  A quantitative description of membrane current and its application to conduction and excitation in nerve , 1952, The Journal of physiology.

[38]  Shukai Duan,et al.  A spintronic memristor bridge synapse circuit and the application in memrisitive cellular automata , 2015, Neurocomputing.

[39]  Leon O. Chua,et al.  Memristor Networks , 2014, Springer International Publishing.

[40]  Matthew D. Pickett,et al.  Physics-based memristor models , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[41]  Giacomo Indiveri,et al.  A low-power adaptive integrate-and-fire neuron circuit , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[42]  Ralph Etienne-Cummings,et al.  A programmable array of silicon neurons for the control of legged locomotion , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[43]  Yiran Chen,et al.  Compact modeling and corner analysis of spintronic memristor , 2009, 2009 IEEE/ACM International Symposium on Nanoscale Architectures.

[44]  G. Subramanyam,et al.  A Memristor Device Model , 2011, IEEE Electron Device Letters.

[45]  Rong Yao,et al.  Weak, modified and function projective synchronization of chaotic memristive neural networks with time delays , 2015, Neurocomputing.

[46]  Dalibor Biolek,et al.  SPICE modeling of memristive, memcapacitative and meminductive systems , 2009, 2009 European Conference on Circuit Theory and Design.

[47]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[48]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[49]  Stephen P. DeWeerth,et al.  Analogue VLSI Morris-Lecar neuron , 1997 .