Scalable Recursive Convolution Algorithm for the Development of Parallel FIR Filter Architectures

The paper presents 2-parallel and 3-parallel scalable recursive short convolution algorithms. The performance of these two short convolution algorithms is verified for different order filters. Hardware complexity is reduced by a factor of 3/4 in 2-parallel and 2/3 in 3-parallel filter implementation over conventional convolution. Synthesis results with 45 nm nangate library show that the scalable recursive convolution method has similar frequency performance for 2-parallel and 3-parallel implementations while the area and power are increasing for higher order filters.

[1]  Behrooz Parhami,et al.  Parallel Architectures and Adaptation Algorithms for Programmable FIR Digital Filters With Fully Pipelined Data and Control Flows , 2003, J. Inf. Sci. Eng..

[2]  Ashwani K. Rana,et al.  An Efficient 256-Tap Parallel FIR Digital Filter Implementation Using Distributed Arithmetic Architecture , 2015 .

[3]  Anastasios N. Venetsanopoulos,et al.  Fast block implementation of two-dimensional FIR digital filters via the Walsh–Hadamard decomposition , 1990 .

[4]  Takashi Miyazaki,et al.  A fast full-search motion estimation method for programmable processors with a multiply-accumulator , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[5]  Keshab K. Parhi,et al.  Low-Area/Power Parallel FIR Digital Filter Implementations , 1997, J. VLSI Signal Process..

[6]  Zhijian Hu,et al.  A bit-level systolic 2D-IIR digital filter without feedback , 1996, Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers.

[7]  Keshab K. Parhi,et al.  Frequency Spectrum Based Low-Area Low-Power Parallel FIR Filter Design , 2002, EURASIP J. Adv. Signal Process..

[8]  S. Mitra,et al.  Block implementation of two-dimensional digital filters , 1983 .

[9]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[10]  Abbes Amira,et al.  Systolic architecture for hardware implementation of two-dimensional non-separable filter-bank , 2013, 2013 8th IEEE Design and Test Symposium.