Implicit functionality and multiple branch coverage (IFMB): a testability metric for RT-level

The purpose of this paper is to introduce a new RTL testability metric, IFMB, that evaluates the exercise of Implicit Functionality (IF) of operators and Multiple Branch (AM) coverage of conditional constructs. Although physical Defect Coverage (DC) strongly depends on the logic structure, thus preventing accurate DC estimation, RTL fault models can be derived, targeting high correlation between RTL fault coverage and DC. Using this evaluation criterion, previous RTL coverage metrics are compared with new metric. Due to its excellent correlation to DC, IFMB allows, at RT-level, test pattern quality evaluation aiming its reuse as production or lifetime test, using BIST. A methodology for testability analysis with the proposed RTL fault models is also presented, based on fast fault simulation using random patterns. Simulation based testability analysis errors are quantified Examples are presented where the proposed testability metrics are used to guide the inclusion of BIST in modules of ITC'99 benchmark circuits.

[1]  Barry W. Johnson,et al.  Behavioral fault modeling in a VHDL synthesis environment , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[2]  James R. Armstrong,et al.  Behavioral fault simulation in VHDL , 1991, DAC '90.

[3]  Fabrizio Ferrandi,et al.  Implicit test generation for behavioral VHDL models , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  M. Ray Mercer,et al.  Correlating Testability with Fault Detection , 1984, ITC.

[5]  Boris Beizer,et al.  Software Testing Techniques , 1983 .

[6]  Vishwani D. Agrawal,et al.  Validation vector grade (VVG): a new coverage metric for validation and test , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[7]  Kurt Keutzer,et al.  OCCOM: efficient computation of observability-based code coverage metrics for functional verification , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[8]  I.C. Teixeira,et al.  RTL-based functional test generation for high defects coverage in digital SOCs , 2000, Proceedings IEEE European Test Workshop.

[9]  Chantal Robach,et al.  From specification validation to hardware testing: a unified method , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[10]  Vishwani D. Agrawal,et al.  Register-transfer level fault modeling and test evaluation techniques for VLSI circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  João Paulo Teixeira,et al.  Defect-oriented Verilog fault simulation of SoC macros using a stratified fault sampling technique , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[12]  M. Ray Mercer,et al.  Using target faults to detect non-target defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.