A new ultra high speed 7-2 compressor with a new structure

This paper devotes to a new 7-2 compressor designed according to a new architecture with a pure Glitchless output. A considerable increase in the speed of the operation is achieved by utilizing a new truth table, fast production of signals Cout1 and Cout2, optimum tuning of the width of the utilizing transistors, and eliminating the parasitic capacitances through merging the drain of transistors. Additionally, the number of transistors used in this architecture (74) is less than the recent 7-2 compressors. The proposed structure's delay proved by the results of the simulations applied to Hspice software using standard TSMC 0.18μm CMOS technology is about 285ps.

[1]  A. Inoue,et al.  A 4.1 ns compact 54/spl times/54 b multiplier utilizing sign select Booth encoders , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  Earl E. Swartzlander,et al.  16-bit × 16-bit MAC design using fast 5:2 compressors , 2000 .

[3]  Abdollah Khoei,et al.  A novel fast glitchless 4-2 compressor with a new structure , 2014, 2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES).

[4]  Kevin J. Nowka,et al.  A 16-bit/spl times/16-bit MAC design using fast 5:2 compressors , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[5]  O. Hasan,et al.  Automated formal synthesis of Wallace Tree multipliers , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[6]  Khayrollah Hadidi,et al.  A novel fast glitchless 7-3 counter with a new structure , 2014, 2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES).

[7]  Atsuki Inoue,et al.  A 4.1-ns Compact 54 54-b Multiplier Utilizing Sign-Select Booth Encoders , 1997 .

[8]  Giuseppe Caruso,et al.  Analysis of compressor architectures in MOS current-mode logic , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[9]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[11]  Khayrollah Hadidi,et al.  A novel high-speed 4-bit carry generator with a new structure for arithmetic operations , 2014, 2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES).

[12]  Shuguo Li,et al.  A new high compression compressor for large multiplier , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[13]  G. De Micheli,et al.  Circuit and architecture trade-offs for high-speed multiplication , 1991 .

[14]  Omid Kavehei,et al.  A New Design for 7:2 Compressors , 2007, 2007 IEEE/ACS International Conference on Computer Systems and Applications.

[15]  Stamatis Vassiliadis,et al.  High-speed hybrid threshold-Boolean logic counters and compressors , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[16]  K.K. Parhi,et al.  Low-power 4-2 and 5-2 compressors , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).