Characterization of Floating Gate Defects in Analog Cells

A unified approach to tackle the characterization of the floating gate defect in analog and mixed-signal circuits is introduced. An electrical level model of the defective circuit is proposed extending previous models used effectively in the digital domain. The poly-bulk, poly-well, poly-power rail and metal-poly capacitances are significant parameters in determining the behavior of the floating gate transistor. The model is used to analyze the feasibility of testing a simple analog cell with the floating gate defects through the observation of the quiescent current consumption and the dynamic behavior.

[1]  Salvador Mir,et al.  Fault-based ATPG for linear analog circuits with minimal size multifrequency test sets , 1996, J. Electron. Test..

[2]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[3]  Thomas Olbrich,et al.  A new quality estimation methodology for mixed-signal and analogue ICs , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[4]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[5]  Víctor H. Champac,et al.  CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOS , 1991, 1991, Proceedings. International Test Conference.

[6]  A. H. Bratt,et al.  Exposing floating gate defects in analogue CMOS circuits by power supply voltage control testing technique , 1995, Proceedings of the 8th International Conference on VLSI Design.

[7]  Abhijit Chatterjee,et al.  A unified approach for fault simulation of linear mixed-signal circuits , 1996, J. Electron. Test..

[8]  B. Kaminska,et al.  Oscillation-test strategy for analog and mixed-signal integrated circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[9]  R. Stengel,et al.  CONTROL systems. , 1952, Hospitals.

[10]  Salvador Mir,et al.  Unified built-in self-test for fully differential analog circuits , 1996, J. Electron. Test..

[11]  Florence Azaïs,et al.  On-chip analog output response compaction , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[12]  Iluminada Baturone,et al.  Supply Current Monitoring for Testing CMOS Analog Circuits , 1996 .

[13]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[14]  Edgar Sánchez-Sinencio,et al.  A unified approach for a time-domain built-in self-test technique and fault detection , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[15]  M. Renovell,et al.  Topology dependence of floating gate faults in MOS integrated circuits , 1986 .

[16]  Michel Renovell,et al.  Electrical analysis and modeling of floating-gate fault , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Antonio Rubio,et al.  Electrical model of the floating gate defect in CMOS ICs: implications on IDDQ testing , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Benjamin C. Kuo,et al.  AUTOMATIC CONTROL SYSTEMS , 1962, Universum:Technical sciences.

[19]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[20]  B. Kaminska,et al.  Fault observability analysis of analog circuits in frequency domain , 1996 .

[21]  Florence Azaïs,et al.  A design-for-test technique for multistage analog circuits , 1995, Proceedings of the Fourth Asian Test Symposium.